Design guidelines for the high-speed dynamic partial reconfiguration based software defined radio implementations on Xilinx Zynq FPGA.
Ahmed KamaleldinAhmed M. SolimanAhmed NagyYoussef GamalAhmed ShalashYehea IsmailHassan MostafaPublished in: ISCAS (2017)