Login / Signup
Modeling and evaluation of ring-based interconnects for Network-on-Chip.
Stephan Bourduas
Zeljko Zilic
Published in:
J. Syst. Archit. (2011)
Keyphrases
</>
network on chip
input output
simulation model
massively parallel