Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique.

Guoming Lai Xiaola Lin

Published in: J. Supercomput. (2012)

Keyphrases

application specific
network on chip
general purpose
routing algorithm
interconnection networks
network simulator
multi processor
routing protocol
database systems
low cost
multistage
fault tolerant
file system
data transfer