Login / Signup
Reducing Delay Uncertainty of On-Chip Interconnects by Combining Inverting and Non-Inverting Repeaters Insertion.
Charbel J. Akl
Magdy A. Bayoumi
Published in:
ISQED (2007)
Keyphrases
</>
power dissipation
iterative methods
low cost
power consumption
response time
input output
lower cost
vlsi design
database
data structure
high speed
conditional probabilities
uncertain data
belief functions
single chip
digital signal processing