Login / Signup

Efficient Hardware Design of Iterative Stencil Loops.

Vincenzo RanaIvan BerettaFrancesco BruschiAlessandro Antonio NacciDavid AtienzaDonatella Sciuto
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2016)
Keyphrases
  • hardware design
  • data sets
  • parallel architectures
  • real time
  • computer vision
  • case study
  • high level
  • cooperative
  • signal processing
  • iterative methods