Login / Signup
32-bit RISC CPU Based on MIPS Instruction Fetch Module Design.
Kui Yi
YueHua Ding
Published in:
JCAI (2009)
Keyphrases
</>
design principles
low power
single chip
real time
hardware architecture
memory hierarchy
low power consumption