Embedding binary tree in VLSI/WSI processor array.

Published in: J. Comput. Sci. Technol. (1996)

Keyphrases

processor array
binary tree
parallel algorithm
parallel implementation
quadtree
hierarchical structure
multiclass svm
parallel computers
mesh connected
image representation
query processing
array processor
image retrieval
high dimensional
parallel implementations
data structure
data mining