Login / Signup
A Highly Efficient Layout-Aware FPGA Overlay Accelerator Mapping Method.
Tanvir Ahmed
Johannes Maximilian Kühn
Ken Namura
Published in:
MCSoC (2021)
Keyphrases
</>
highly efficient
real time
preprocessing
computer vision
objective function
dynamic programming
detection method
neural network
computational complexity
clustering method
significant improvement
high accuracy
low cost
information retrieval systems
parallel implementation
mapping function