Login / Signup

A Fast and Power-Efficient Hardware Architecture for Non-Maximum Suppression.

Man ShiPeng OuyangShouyi YinLeibo LiuShaojun Wei
Published in: IEEE Trans. Circuits Syst. II Express Briefs (2019)
Keyphrases
  • hardware architecture
  • neural network
  • hardware implementation
  • artificial neural networks
  • information systems
  • image processing
  • probabilistic model
  • graphical models
  • power consumption
  • hardware architectures