Login / Signup
An Optimization Technique for the Design of Multiple Valued PLA's.
K. Vijayan Asari
C. Eswaran
Published in:
IEEE Trans. Computers (1994)
Keyphrases
</>
multiple valued
circuit design