Login / Signup
Hardware design of a motion video decoder for 1-1.5 Mbps rate applications.
Kun-Min Yang
Didier J. LeGall
Published in:
Signal Process. Image Commun. (1990)
Keyphrases
</>
hardware design
hardware implementation
video decoder
fpga hardware
motion estimation
motion model
motion field
image sequences
optical flow
field programmable gate array
video coding
computer systems
motion compensation
bitstream
efficient implementation