Login / Signup

A virtual clock enhancement method for DDS using an analog delay line.

Raik RichterHans-Joachim Jentschel
Published in: IEEE J. Solid State Circuits (2001)
Keyphrases