High speed VLSI architecture design for block turbo decoder.

Zhipei Chi Keshab K. Parhi

Published in: ISCAS (1) (2002)

Keyphrases

vlsi architecture
high speed
low power
low complexity
real time
vlsi implementation
multiresolution
video sequences
low cost
filter bank
error correction
low density parity check