Register array-based VLSI architecture of H.265/HEVC loop filter.

Published in: IEICE Electron. Express (2013)

Keyphrases

vlsi architecture
low complexity
vlsi implementation
mode decision
intra prediction
low power
real time
motion estimation
coding efficiency
bit plane
computational complexity
low cost
computationally efficient
rate distortion
image coding
distributed video coding