Login / Signup
A new bit-serial multiplier architecture for area-efficient fpga implementation.
Luc Morin
Rachid Beguenane
Stéphane Simard
Éric Larouche
Published in:
Circuits, Signals, and Systems (2004)
Keyphrases
</>
fpga implementation
hardware implementation
efficient implementation
management system
image processing
open source
computer vision
web services
image analysis
probabilistic model
low cost
software architecture
floating point
field programmable gate array
hardware architecture