Defect-tolerant cache memory design.

Dan Lamet James F. Frenzel

Published in: VTS (1993)

Keyphrases

memory hierarchy
design process
main memory
memory subsystem
case study
computing power
memory management
data sets
neural network
e learning
user interface
building blocks
memory requirements
low power
secondary storage
speculative execution