A Flexible-Length-Arithmetic Processor Based on FDFM Approach in FPGAs.

Tatsuya Kawamoto Yasuaki Ito Koji Nakano

Published in: CANDAR (2015)

Keyphrases

high speed
parallel architectures
lightweight
parallel processing
fixed length
field programmable gate array
single processor
neural network
highly efficient
hardware software
multiprocessor systems