A 6-Gbps/lane receiver for a clock-forwarded link in 65-nm CMOS process.

Keun-Seon Ahn Changsik Yoo

Published in: Int. J. Circuit Theory Appl. (2015)

Keyphrases

high speed
traffic flow
power consumption
case study
low cost
data sets
neural network
detection algorithm
cmos technology