Sign in

An efficient FPGA-based dynamic partial reconfiguration design flow and environment for image and signal processing IP cores.

Benjamin KrillAfandi AhmadAbbes AmiraHassan Rabah
Published in: Signal Process. Image Commun. (2010)
Keyphrases