Sign in

63.2pS at 1.2V dynamic comparator in 65nm CMOS technology.

Jun YuanXiaobin Tang
Published in: ISOCC (2019)
Keyphrases
  • cmos technology
  • low power
  • power consumption
  • spl times
  • low voltage
  • parallel processing
  • computer vision
  • low cost
  • high speed
  • power dissipation