Login / Signup
A Single Chip Parallel Multiplier by MOS Technology.
Shinji Nakamura
Kai-Yu Chu
Published in:
IEEE Trans. Computers (1988)
Keyphrases
</>
single chip
low power
highly parallel
low cost
cmos image sensor
parallel processing
data processing
image sensor
computer systems
parallel implementation
embedded processors
multi view
shared memory
parallel architectures