Measurements for structural logic synthesis optimizations.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2003)