Formal Verification of Pipelined Microprocessors with Delayed Branches.

Miroslav N. Velev

Published in: ISQED (2006)

Keyphrases

formal verification
model checking
model checker
computing power
bounded model checking
automated verification
search space
personal computer
data flow
computer architecture
artificial intelligence
temporal logic
symbolic model checking
open source
program slicing
linear array