A high-speed variable phase accumulator for an ADPLL architecture.

Liangge Xu Saska Lindfors

Published in: ISCAS (2008)

Keyphrases

high speed
real time
user friendly
management system
hough transform
software architecture
low power
high speed networks
data sets
case study
architectural design
genetic algorithm
e learning
frequency domain
network architecture
phase locked loop