Login / Signup
Reliability-Aware Instruction Set Customization for ASIPs with Hardened Logic.
Unmesh D. Bordoloi
Bogdan Tanasa
Mehdi Baradaran Tahoori
Petru Eles
Zebo Peng
Syed Zafar Shazli
Samarjit Chakraborty
Published in:
RTCSA (2012)
Keyphrases
</>
instruction set
floating point
computer architecture
application specific
embedded systems
level parallelism
memory subsystem
information systems
multi dimensional
data processing