A programmable delay-locked loop based clock multiplier.

Sungken Lee Geontae Park Hyungtak Kim Jongsun Kim

Published in: ISOCC (2012)

Keyphrases

low cost
high speed
power consumption
floating point
hardware implementation
general purpose
type ii
critical path
website
optimal solution
feedback loop
computer vision
end to end
fixed point
low power
artificial intelligence
information retrieval
machine learning
real time