An 8-18 GHz Low noise amplifier design in 0.18μm CMOS technology.

Paria Jamshidi Sasan Naseh

Published in: ICUWB (2012)

Keyphrases

cmos technology
design methodology
case study
low power
high speed
design process
missing data
parallel processing
embedded systems
spl times