Low-voltage floating-gate CMOS buffer.

Erhan Ozalevli Muhammad Shakeel Qureshi Paul E. Hasler

Published in: ISCAS (2006)

Keyphrases

low voltage
floating gate
power line
design considerations
random access memory
cmos technology
circuit design
power management
real time
high speed
synaptic weights
genetic algorithm
signal processing