Login / Signup
Ultra-low-power adder stage design for exascale floating point units.
Alberto A. Del Barrio
Nader Bagherzadeh
Román Hermida
Published in:
ACM Trans. Embed. Comput. Syst. (2014)
Keyphrases
</>
floating point
ultra low power
fixed point
higher order
high speed
square root