Pipeline template and scheduling algorithm for mapping multiple loop nests on FPGA with limited resources.

Published in: ACM Great Lakes Symposium on VLSI (2013)

Keyphrases