FPGA-specific synthesis of loop-nests with pipelined computational cores.

Christophe Alias Bogdan Pasca Alexandru Plesco

Published in: Microprocess. Microsystems (2012)

Keyphrases

domain specific
data flow
parallel architecture
information systems
high level
scheduling problem
general purpose
higher level
computing systems
field programmable gate array