Login / Signup
Configurable hardware design for the HEVC-based Adaptive Loop Filter.
Ruhan A. Conceição
Fabiane Rediess
Bruno Zatt
Marcelo Schiavon Porto
Luciano Volcan Agostini
Published in:
LASCAS (2014)
Keyphrases
</>
hardware design
hardware implementation
loop filter
coding efficiency
intra prediction
fpga hardware
real time
image processing
low complexity
high speed
rate distortion
efficient implementation
low power
video codec
video communication
motion estimation and compensation