Login / Signup
Small area, low power neural recording integrated circuit in 130 nm CMOS technology for small mammalians.
Andreas Bahr
Lait Abu Saleh
Robin Hinsch
Dietmar Schroeder
Dirk Isbrandt
Wolfgang H. Krautschneider
Published in:
ICM (2016)
Keyphrases
</>
low power
cmos technology
power consumption
low cost
high speed
integrated circuit
single chip
low power consumption
parallel processing
hardware and software
multi channel
digital signal processing
low voltage
mixed signal