Architectural support for thread communications in multi-core processors.