A 6.0-GS/s Time-Interleaved DAC Using an Asymmetric Current-Tree Summation Network and Differential Clock Timing Calibration.

Published in: IEEE Trans. Very Large Scale Integr. Syst. (2023)

Keyphrases