Login / Signup
Development an efficient AXI-interconnect unit between set of customized peripheral devices and an implemented dual-core RISC-V processor.
Demyana Emil
Mohammed Hamdy
Gihan Nagib
Published in:
J. Supercomput. (2023)
Keyphrases
</>
high speed
small number
information processing
data sets
neural network
data structure
parallel processing
instruction set