Login / Signup

Hardware-Efficient FPGA-Based Approximate Multipliers for Error-Tolerant Computing.

Shangshang YaoLiang Zhang
Published in: FPT (2022)
Keyphrases
  • error tolerant
  • hardware implementation
  • graph matching
  • field programmable gate array
  • hardware design
  • hardware architecture
  • knn
  • multi dimensional