Login / Signup

SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs.

Shahin GolshanHessam KootiElaheh Bozorgzadeh
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2011)
Keyphrases