Login / Signup
Process variations aware area efficient negative bit-line voltage scheme for improving write ability of SRAM in nanometer technologies.
Ankur Goel
Rohit K. Sharma
A. K. Gupta
Published in:
IET Circuits Devices Syst. (2012)
Keyphrases
</>
data mining
power consumption
low voltage
computational intelligence
low cost
power system
improve quality