A Scan-Based Lower-Power Testing Architecture for Modern Circuits.

Jiann-Chyi Rau Jia-Xiang Wang

Published in: ISPACS (2021)

Keyphrases

power consumption
analog vlsi
management system
chip design
real time
software architecture
power management
data sets
genetic algorithm
architectural design
master slave
multithreading
scan data