Binary nullity, Euler circuits and interlace polynomials.

Published in: Eur. J. Comb. (2011)

Keyphrases

real time
decision trees
circuit design
analog circuits
delay insensitive
databases
real world
low cost
high speed
hamming distance
binary data
gray code
logic synthesis
analog vlsi