Login / Signup
Hardware acceleration of gate array layout.
Philip M. Spira
Carl Hage
Published in:
DAC (1985)
Keyphrases
</>
gate array
low power
low cost
logic circuits
single chip
high speed
hardware and software
real time
neural network
power consumption
computing power
embedded systems
digital signal processing