Login / Signup
Glitch-free design for multi-threshold CMOS NCL circuits.
Ahmad Al Zahrani
Andrew Bailey
Guoyuan Fu
Jia Di
Published in:
ACM Great Lakes Symposium on VLSI (2009)
Keyphrases
</>
circuit design
high level synthesis
high speed
chip design
cmos technology
artificial intelligence
information systems
case study
low cost
design process
power consumption
power dissipation
nm technology
data sets
electronic circuits
single chip
image processing
genetic algorithm