Login / Signup

A graph partitioning heuristic for the parallel pseudo-exhaustive logical test of VLSI combinational circuits.

Alexandre A. AndreattaCelso C. Ribeiro
Published in: Ann. Oper. Res. (1994)
Keyphrases