A Parallel Processing Approach for Logic Module Placement.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1983)