A parallel look-up logarithmic number system addition/subtraction scheme for FPGA.

Barry Lee Neil Burgess

Published in: FPT (2003)

Keyphrases

small number
data sets
search algorithm
low cost
parallel processing
parallel implementation
real time
computer vision
computational complexity
maximum number
parallel architecture