Sign in

A SystemVerilog-UVM Methodology for the Design, Simulation and Verification of Complex Readout Chips in High Energy Physics Applications.

Sara MarconiElia ContiPisana PlacidiAndrea ScorzoniJorgen ChristiansenTomasz Hemperek
Published in: ApplePies (2015)
Keyphrases