C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
An evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of FPGA architectures.
Farheen Fatima Khan
Andy Ye
Published in:
FPL (2016)
Keyphrases
</>
high speed
probabilistic model
evaluation metrics
classification accuracy
error rate
high accuracy
models built
feature selection
image processing
computational cost
model selection
prediction accuracy
ranking functions
hardware implementation