Login / Signup
Modeling Bus Contention and Memory Interference in a Multiprocessor System.
Marco Ajmone Marsan
Gianfranco Balbo
Gianni Conte
Francesco Gregoretti
Published in:
IEEE Trans. Computers (1983)
Keyphrases
</>
high speed
main memory
scheduling algorithm
memory space
real time
data sets
information retrieval
memory requirements
memory usage
database machines