Login / Signup

Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery.

Sudeep PuligundlaFulvio SpagnaLidong ChenAmanda Tran
Published in: ITC (2010)
Keyphrases